



KSETA chip design course

Ivan Peric, Toko Hirono





- Link to the lecture design of analogue circuits 2022/23
- <u>https://ilias.studium.kit.edu/ilias.php?ref_id=1926247&cmd=view&cmdClass</u> =ilrepositorygui&cmdNode=x1&baseClass=ilrepositorygui
- (Everyone can join the ILAS course)
- Link to older lectures (English/German)
- https://adl.ipe.kit.edu/english/28.php





- Behzad Razavi:
- Design of Analog CMOS Integrated Circuits
- Fundamentals of Microelectronics
- RF Microelectronics
- Design of CMOS phase locked loops





Introduction











Moore's Law: The number of transistors on microchips doubles every two years Our World in Data Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers. Transistor count 50,000,000,000 GC2 IRU AMD Epyc Rome 72-core Xeon Phi Centriq 2400 AWS Graviton2 IBM z13 Storage Controller 10.000.000.000 18-core Xeon Haswell-E nole A13 (iPhone 11 Pro) 5,000,000,000 4D Rvzen 7 3700X 8-core Xeon Nebale Six-core Xe Dual-core Itanium 2 GT2 Core i7 Skylake K 1,000,000,000 Pentium D Presler ore i7 Haswell M64 "mobile SoC") Itanium 2 w 9 MB cach 500.000.000 Itanium 2 Madison 6M 🔶 Pentium D Smithf Itanium 2 McKinley Duo Wolfdale 3M 100,000,000 50.000.000 Pentium 4 Northwoo Apple A13 Pentium 4 Willamette 🔶 Pentium II Mobile Dixe lphone 11 8 • ing CPUs pro 8.5G 10,000,000 5,000,000 7nm Pentiur GPU Intel 80486 1,000,000 500,000 TI Explorer's 32-bit Small 12 Intel 80386 Motorola 68020 100.000 ARM 9TDMI Motorola 68000 50,000 ARM 6 Intel 8086 🔷 🔷 Intel 8088 ۲ 10,000 TMS 1000 Zilog Z80 Kintel 8085 5,000 Intel 8008 Fintel 8080 Motorola 6502 Intel 4004 1,000 · 410 · 410 · 410 · 410 · 480 · 480 · 480 · 480 · 490 · 490 · 490 · 490 · 490 · 400 Year in which the microchip was first introduced source: Wikipedia (wikipedia.org/wiki/Transistor count) VorldinData.org – Research and data to make progress against the world's largest problems. Licensed under CC-BY by the authors Hannah Ritchie and Max Roser. One of first Moore: Since 1970, the number of transistors on a chip has CMOS ICs doubled every 18 months















Digital design flow









Analog design fow











Digital design flow







Y





















eoc

sreg[0]

Q

└└ dig_val_reg <7:0>

start D Q Q D Q D sreg[8] reg[2] reg[9] ck ck ck module ADC digital v (input comp in, not input start, clk, rst n, andand and output [7:0] dig val, output sample, or or or output sampleb, output eoc, output reg [7:0] dig val reg); ck ck ck D D D reg [9:0] sreg; reg [7:0] dacreg; Q Q Q assign sample = sreg[9]; dacreg[6] dacreg[0] dacreg[7] assign sampleb = ~sreg[9]; assign eoc = sreg[0]; assign dig val = dacreg; not not not wire reset; assign reset = start; _dig_val<7> cmp_in dig_val <6> dig_val <0> comp in cmp in always @(posedge clk or negedge rst n) begin if (~rst n) begin sreg <= 10'd0; code that describes shift register dacreg $\leq 8'd0;$ end else begin output register sreg[9:0] <= {start,sreg[9:1]};</pre> if(eoc) dig val reg <= dacreg; if(reset == 1) dacreg[7:0] <= 0;

else dacreg[7:0] <= sreg[9:2] | ((sreg[8:1] & {8{~comp_in}}) | (~sreg[8:1] & dacreg[7:0]));

sample

end//no reset end//alw

endmodule

Not very readable line with bitwise operations that describes the combinatorial connections between sreg and dacreg

D

parallel_en

ck

ck

Q

reg[1]

dac_reg<7:0>

꾸

ck





Code	Netlist		
<pre>Provide a contract of the contract of the</pre>			
	13.7ml		

	Placing			
alea v = 0				
				Γ

laenig									

Clock tree



Routing













Analog design flow





























KIT ASIC and Delector Lab

- Layout rules (part of PDK)
- DRC review of layout rules
- Avalanche Layout Schematic Comparison
- Layout -> Netlist <-> Netlist <- Schematic
- Extraction of capacities from layout
- Post-Layout Simulation
- Adaptation of the circuit diagram necessary









A basic cell: inverter





Controller.layout

Controller.schematic





- In the case of analog circuits, the lowest level in the hierarchy contains the components: NMOS, PMOS transistor, capacitor, and resistor. These basic components are the instances (copies) of corresponding cells.
- In the case of digital circuits, the basic components are the instances of logical gates and the memory components (AND, OR, inverter, flip-flop).
- Although a chip has billions of transistors (billions of instances, copies), the number of cells is not large.





• Foundries and processes





TSMC

TSI semiconductors

UMC



Globalfoundries





Lfoundry

AMS IHP





- Opto CMOS, HVCMOS, SOI, BiCMOS
- FinFET, Fully Depleted SOI, nanowire Gate all around
- Process nodes:
- 0.35μm, 0.18μm, 0.13μm, 0.11μm, 90, 65, 55, 40, 28, 22, 16, 12, 7, 6, 5nm



http://www.extremetech.com/







- Europractice: Multi Project Runs und Design Support
- http://europractice-ic.com/
- Offers:
- Foundry access
- Software download
- Software Licenses
- Engineering runs
- MPW runs
- https://europractice-ic.com/mpw-prototyping/general/mpw-minisic/ Engineering run
- •













Charge sensitive amplifier



- Charge sensitive amplifier (CSA) consists of a voltage amplifier ("amplifier-core") with negative voltage amplification -A and feedback circuit (capacitance C_f)
- Ideal CSA works as an integrator, the output voltage is integral of the input current multiplied by $1/C_{\rm f}$
- Therefore, the ideal CSA has the charge amplification
- $A_Q = \frac{V_{out,max}}{Q_{in}} = \frac{1}{C_f}$
- V_{out} is the amplitude of the output signal





KIT









- The response to charge pulse has two time constants, T_r and T_f
- T_r is the rise time constant and T_f is the fall time constant
- In a system with one time constant, the rise time from 0 to 95% of the maximum amplitude takes three time constants
- If $T_f >> T_r$, the pulse has the asymmetric shape and $V_{max} \sim \frac{\alpha Q}{sC_f}$





- - Animation










































- Let us design CSA with the following specifications:
- Charge gain $V_{out,max}/Q_{in} = 1/2.5 fF$
- The detector capacitance is $C_d = 100f$
- The capacitive load is $C_{out} = 1 pF$
- We want that the amplification depends only on C_f : $A_Q = \frac{V_{out,max}}{Q_{in}} = \frac{\alpha}{sC_f} \sim \frac{1}{C_f} = \frac{1}{2.5fF}$ (3). Therefore C_f = 2.5fF and $\alpha \sim 1$
- We specify $T_f = 2.5 \mu s$
- Correct choice of T_r depends on the measurement we want to perform. If the aim is to measure amplitude, longer T_r is better (ideal for highest SNR is $T_r \sim T_f$)
- If time resolution should be optimized, the shortest possible T_r is better
- We specify $T_r \sim 50$ ns







- How large should be amplification A?
- To make amplification independent of other capacitances except C_f (specification (3)) factor $\alpha = \frac{\beta A}{1 + \beta A}$ (2) should be nearly 1. Therefore it should hold $\beta A >> 1$. We chose $\beta A = 10$ (4)
- We will first calculate β : $\beta = \frac{C_f}{C_f + C_d} = \frac{2.5 \text{fF}}{2.5 \text{fF} + 100 \text{fF}} \sim \frac{1}{40}$ (5)
- By substituting $\beta = 1/40$ into (5), we get A = 400
- How to achieve the specified time constants? Let us first take a look to T_f.
- For $\alpha \sim 1$, it holds $T_f = C_f R_f$
- We specified $T_f = 2.5 \mu s$
- By substituting $T_f = 2.5 \mu s$ into the formula for T_f , we obtain $R_f = 1G\Omega$







- Which amplifier type is suitable for the core part of the CSA?
- We chose differential amplifier for following reason:
- Differential amplifiers are less sensitive to noise and pickup in power lines they have good power supply rejection ratio.
- We chose two-stage amplifier to achieve required open loop gain
- Such an amplifier is also called operational transconductance amplifier (OTA)







- The DC voltage gain of two stage operational transconductance amplifier (OTA) is:
- $A = A_1 \times A_2 = g_{m,in1} r_{out1} g_{m,in2} r_{out2}$ (6) with $r_{out1} = r_{ds,in1} || r_{ds,load1}; r_{out2} = r_{ds,in2} || r_{ds,load2}$
- If we substitute the simulated g_m and r_{ds} values ($g_{m,in1} \sim 70\mu$ S, $g_{m,in2} \sim 50\mu$ S, $r_{ds,pmos} = 800k\Omega$, $r_{ds,pmos} = 700k\Omega$) in (6), we obtain $A_1 \sim 25$, $A_2 \sim 20 \Rightarrow A \sim 500$
- DC gain is therefore large enough to assure $\alpha \sim 1$ (We obtain $\alpha \sim 0.93$, $\beta A = 12.5$)







- The rise time constant of the pulse response of the two stage amplifier is:
- $T_r = C_c / (g_{m,in1} \beta); \beta = C_f / (C_d + C_f) (7)$
- If we chose $C_c = 87.5 \text{fF}$, we obtain from (7) $T_r \sim 50 \text{ns}$







- The performance of electronic systems is limited by noise. Without noise, an amplifier would be able to detect arbitrarily small inputs.
- The main noise sources are 1) the input transistors of OTA Tin1n and Tin1p with its flicker- and thermal noise, 2) shot noise of detector leakage current and 3) the resistor Rf (thermal noise)







- The formula for equivalent noise charge (ENC¹) is:
- $ENC^2 = \frac{1}{4} \left(2 \times (C_{det} + C_f)^2 (m k_f + \frac{S_{VT}}{T_r}) + S_{ID} T_f + S_{IR} T_f \right)$ (8)
- The parameters are:
- S_{VT} is the power spectral density (PSD) for thermal noise of each input transistor. $S_{VT} = \frac{4kTn^{2/3}}{g_m}$; with k Boltzmann constant, T absolute temperature and slope factor n ~ 1.25.
- S_{ID} is PSD of shot noise of detector leakage current I_{leak} : $S_{ID} = 2eI_{leak}$
- S_{IR} is PSD of thermal noise of R_f : $S_{IR} = \frac{4kT}{R_f}$
- k_f is coefficient of flicker noise for each input transistor. Power spectral density of flicker noise is $k_f\!/f$
- It can be derived: $k_f = \frac{\mu e^2 \langle n_{it} \rangle I_{dssat}}{L^2 n C'_{ox} g_m^2}$; with n_{it} density of traps that generate noise. Factor m is nearly $4 \times \frac{t_{peak}}{T_r} \sim 16$
- Notice factor "2 ×" in eq. (8) because there are two input transistors, whose noise power adds
- Questions:
- Which noise component gets large for fast amplifier (T_r small)?
- Which noise components get smaller when we increase the widths and currents of all transistors, without changing T_r ?

1: ENC is the input signal that produces the output amplitude equal to root mean square (RMS) of noise



- We have fulfilled the specifications for current, gain and time constant. Let us now optimize the amplifier to have lowest possible noise.
- To optimize the amplifier, we could 1) scale up the transistor widths in the first stage (parameter s1), 2) scale up the widths in the second stage, 3) scale up C_c and 4) scale up all transistor widths and C_c (parameter sall)



くしし



- By scaling up first stage, amplifier gets faster, without affecting noise
- By scaling down C_c amplifier gets faster and noise increases, amplifier may get instable
- Scaling up of second stage makes amplifier more stabile
- Scaling up all parameters improves noise, however current consumption increases
- We introduced scaling factors s1 and sall to allow optimization of the circuit







MOSFET Metal oxide semiconductor field effect transistor





- The state of the transistor is described by two voltages V_{gs} and V_{ds} and by two currents I_{ds} and $I_{gs}.$
- Gate represents only a capacitance, no DC current flows







- I_{ds} - V_{ds} characteristics for different V_{gs} e.g. 100mV, 200mV...
- In the right line region, the current is relatively independent of V_{ds} we call it the saturation region
- Ideally: $I_{ds} = I_{dssat}$ for all $V_{ds} > V_{dssat}$
- In the left line region, the current drops to 0. We call this region the triode range. For small Vds, the current-voltage dependence is approximately linear (linear range)







- Current in saturation depends quadratically on Vgs
- $I_{dssat} = \frac{1}{2n} \mu C'_{ox} \frac{W}{L} (V_{gs} V_{thsb})^2$
- At the boundary between the saturation and triode region holds: $V_{ds} = V_{dssat} = (V_{ds}-V_{thsb})/n$
- In the saturation range, the transistor behaves like a voltage-controlled current source







• I_{ds} - V_{gs} characteristic







- The input characteristic is linearized in the area around the operating point -> small signal model
- The slope of the line $g_m = dI_{dsat}/dV_{gs}$ is called transconductance.
- For the small signals, the linear models are used







Small signal model





- $I_{ds} = I_{dssat}(V_{gst})\left(1 + \frac{V_{ds}^{-V}dssat}{V_A}\right); v_{gst} = V_{gs} V_{thsb}; V_{thsb} = V_{th} (n-1)V_{bs}$
- $V_{dssat} = (V_{ds} V_{thsb})/n$
- Small signal. The equation ca be decomposed into DC and AC part
- $i_{DS} = I_{ds,DC} + i_{ds,ac}$
- $i_{ds,ac} = \frac{dI_{ds}}{dV_{gs}}v_{gs} + \frac{dI_{ds}}{dV_{ds}}v_{ds} + \frac{dI_{ds}}{dV_{sb}}v_{bs}$
- $= g_m v_{gs} + g_{ds} v_{ds} + g_{mb} v_{bs}$









Basic analog circuits





Basic analog circuits Current source





- Voltage-controlled current source (U-I converter)
- Signal voltage is at the gate
- Drain is connected to bias voltage to assure transistor saturation. Condition: V_{ds} > V_{dssat}
- It holds
- $I_{out} = \frac{1}{2n} \mu C'_{ox} \frac{W}{L} (V_{in} V_{thsb})^2$; n is the slope factor n ~ 1.25; V_{thsb} is the threshold voltage $V_{thsb} = 0.5V + (n-1) V_{sb}$







Basic analog circuits Diode-connected transistor





- $V_{ds} = V_{gs} > \frac{V_{gs} V_{thsb}}{n} \equiv V_{dssat}$
- deshalb
- $I_{ds} = I_{dssat}$
- $I_{dssat} = \frac{1}{2n} \mu C'_{ox} \frac{W}{L} (V_{gs} V_{thsb})^2$







Basic analog circuits Current mirror





- A current mirror is the combination of a MOSFET diode and a current source
- $I_{in} = k_s \frac{W_{dio}}{L_{dio}} (V_{gsdio} V_{th})^2 (1 + \frac{V_{dsdio} V_{dssat}(V_{gsdio})}{V_A})$
- $V_{dsdio} = V_{gsdio} = V_{in}$ (diode short)
- $I_{out} = k_s \frac{W_{out}}{L_{out}} (V_{gsout} V_{th})^2 \left(1 + \frac{V_{dsout} V_{dssat}(V_{gsout})}{V_A}\right)$
- $V_{gsdio} = V_{gsout} = V_{in}$ (gate connection); $V_{dsout} = V_{out}$ (definition)
- Condition1: T_{out} in saturation and
- Condition 2: $V_A \gg V_{ds} V_{dssat}$ or $V_{in} \sim V_{out}$







- PMOS current mirror: Source connected to VDD (positive power supply), current flows "to the outside"
- NMOS current mirror: Source connected to GND, current direction inwards







Basic analog circuits Common source amplifier with resistor





- We can derive the characteristic curve mathematically (with the help of equations) or graphically (with the help of characteristic curves).
- Load line analysis







- For the working area where Tin is in saturation (condition is V_{out} > V_{dssat} = V_{in} V_{th}), we can draw the small signal circuit.
- The voltage amplification is :
- $A = v_{out}/v_{in} = -g_m (r_{ds} || R_{load})$







Basic analog circuits Common source amplifier with active load


- To maximize amplification, we need relatively large values for g_m and r_{out}.
- The disadvantage of the amplifier with a linear resistor is that you cannot maximize both g_m and $r_{out} = R_{load} \parallel r_{ds}$.
- Why?
- $r_{ds} = \frac{E_{sat}L}{I_{dssat}}$
- $g_m \sim I_{dssat}$

If the resistance R_{load} is large, its characteristic curve is close to the X-axis. The transistor current is then small. A small current leads to a small transconductance



If R_{load} is small, the characteristic curve increases. The transistor current and gm are higher. However, because of the small R_{load} , the gain is small.





• A load characteristic curve that rises relatively quickly and then runs horizontally in the large area would be better than the characteristic curve of linear resistor.



R_{load} Characteristics





• A PMOS current source has an almost ideal characteristic curve







- We get a better amplifier when we replace resistor R_{load} with a PMOS current source
- A load element realized with a transistor is called active load



Simple implementation of the bias circuit



Bias circuit for the current source in the form of MOSFET diode and a current source.





Feedback



Feedback



- An important technique that turns the non-ideal active components into good linear amplifiers is negative feedback. Feedback enables the design of precise amplifiers and oscillators
- Feedback: Automatic regulation of the voltage v_{IN} to the "threshold"
- FB allows, in addition to control, also signal amplification
- $\bullet \quad v_{IN} = A_{IN} v_S + \ \beta \ v_O$
- v_{IN} = const (Regelung)
- $dv_0 = \frac{-A_{IN}}{\beta} dv_S \equiv dv_S AFB$







Differential amplifier



- - Differential amplifiers







• Differential amplifiers





Small signal model with a current source



Small signal model with a voltage source





Layout

























BP

NW

DN

























































BP

DN









Trench filled with oxide (trench isolation)







Gate oxide is formed by thermal oxidation













Polysilicon-contacts (PC) formed by deposition



























